DATA SHEET

mos integrated circuit μ PD78056FY,78058FY

8-BIT SINGLE-CHIP MICROCONTROLLER

DESCRIPTION

NEC

The μ PD78056FY,78058FY reduce the electromagnetic interference (EMI) noise in comparison with the conventional μ PD78056Y,78058Y. The μ PD78056FY,78058FY belong to the μ PD78058FY Subseries products of the 78K/ 0 Series. These microcontrollers include a variety of peripheral hardware, such as an 8-bit resolution A/D converter, 8-bit resolution D/A converter, timer, serial interface (supports I²C bus mode), real-time output ports, and interrupt functions.

The μ PD78P058FY, a one-time PROM which can be operated in the same supply voltage range as for the mask ROM version, and various development tools are also available.

Detailed function descriptions are provided in the following user's manual. Be sure to read them before designing.

μ PD78058F, 78058FY Subseries User's Manual: U12068E 78K/0 Series User's Manual-Instruction: U12326E

FEATURES

- EMI noise reduction version (The overall peak level is reduced by 5 to 10 dB.)
- Large on-chip ROM & RAM

ltems	Program Memory	Data Memory			
Products	(ROM)	Internal High-	nternal High- Buffer RAM		Packages
	(((())))	Speed RAM		Expansion RAM	
μPD78056FY	48 Kbytes	1024 bytes	32 bytes	None	80-pin plastic QFP (14 \times 14 mm, resin
μPD78058FY	60 Kbytes			1024 bytes	thickness 2.7 mm)
					80-pin plastic QFP (14 $ imes$ 14 mm, resin
					thickness 1.4 mm)
					80-pin plastic TQFP (fine pitch) (12 \times 12 mm) $^{\text{Note}}$

Note This package is available only for the μ PD78058FY.

- External memory expansion space: 64 Kbytes
- Minimum instruction execution time can be varied from high-speed (0.4 μ s) to ultra-low-speed (122 μ s)
- I/O ports: 69 (N-ch open-drain: 4)
- 8-bit resolution A/D converter: 8 channels
- 8-bit resolution D/A converter: 2 channels
- Serial interface: 3 channels (supports I²C bus mode: 1 channel)
- Timer: 5 channels
- Supply voltage: VDD = 2.7 to 6.0 V

APPLICATIONS

Cellular phones, pagers, printers, AV equipment, air conditioners, cameras, PPC, fuzzy home appliances, vending machines, etc.

The information in this document is subject to change without notice.

ORDERING INFORMATION


	Part Number	Package
-		
	μ PD78056FYGC- \times ×-3B9	80-pin plastic QFP (14 $ imes$ 14 mm, resin thickness 2.7 mm)
*	μ PD78056FYGC-×××-8BT	80-pin plastic QFP (14 $ imes$ 14 mm, resin thickness 1.4 mm)
	μ PD78058FYGC-×××-3B9	80-pin plastic QFP (14 $ imes$ 14 mm, resin thickness 2.7 mm)
*	μ PD78058FYGC-×××-8BT	80-pin plastic QFP (14 $ imes$ 14 mm, resin thickness 1.4 mm)
	μ PD78058FYGK-×××-BE9	80-pin plastic TQFP (fine pitch) (12 $ imes$ 12 mm)

Caution The μ PD78056FYGC, μ PD78058FYGC come in two types of packages (see 12 Package Drawings). For the packages that can be supplied, consult your local NEC sales representative.

Remark ××× denotes the ROM code number.

* 78K/0 SERIES PRODUCT DEVELOPMENT

These products are a further development in the 78K/0 Series. The designations appearing inside the boxes are subseries names.





Function ROM Subseries		ROM Capacity	Serial Interface		I/O	V _{DD} MIN. Value
Control	μPD78075BY	32 K to 40 K	3-wire/2-wire/I ² C	: 1 ch	88	1.8 V
	μPD78078Y	48 K to 60 K	3-wire with automatic send/receive function	: 1 ch		
	μPD78070AY	—	3-wire/UART	: 1 ch	61	2.7 V
	μPD780018AY	48 K to 60 K	3-wire with automatic send/receive function	: 1 ch	88	
			Time division 3-wire	: 1 ch		
			I ² C bus (supports multimaster)	: 1 ch		
	μPD780058Y	24 K to 60 K	3-wire/2-wire/l ² C	: 1 ch	68	1.8 V
			3-wire with automatic send/receive function	: 1 ch		
			3-wire/time division UART	: 1 ch		
	μ PD78058FY	48 K to 60 K	3-wire/2-wire/l ² C	: 1 ch	69	2.7 V
	μPD78054Y	16 K to 60 K	3-wire with automatic send/receive function	: 1 ch		2.0 V
	μι Β/ 003 τι		3-wire/UART	: 1 ch		2.0 V
	μPD780034Y	8 K to 32 K	UART	: 1 ch	51	1.8 V
	μPD780024Y		3-wire	: 1 ch		
	μι Β/ 600241		I ² C bus (supports multimaster)	: 1 ch		
	μPD78018FY	8 K to 60 K	3-wire/2-wire/l ² C	: 1 ch	53	
			3-wire with automatic send/receive function	: 1 ch		
	μPD78014Y	8 K to 32 K	3-wire/2-wire/SBI/I ² C	: 1 ch		2.7 V
			3-wire with automatic send/receive function	: 1 ch		
	μPD78002Y	8 K to 16 K	3-wire/2-wire/SBI/I ² C	: 1 ch		
LCD	μPD780308Y	48 K to 60 K	3-wire/2-wire/l ² C	: 1 ch	57	2.0 V
driving			3-wire/time-division UART	: 1 ch		
			3-wire	: 1 ch		
	μPD78064Y	16 K to 32 K	3-wire/2-wire/I ² C	: 1 ch		
			3-wire/UART	: 1 ch		

The major functional differences among the Y subseries are shown below.

Remark The functions, except for the serial interface, are the same as those of subseries without Y.

OVERVIEW OF FUNCTION


Item	Product Name	μPD78056FY	μPD78058FY				
Internal	ROM	48 Kbytes	60 Kbytes				
memory	High-speed RAM	1024 bytes					
	Buffer RAM	32 bytes					
	Expanded RAM	None	1024 Kbytes				
Memory s	space	64 Kbytes					
General r	egisters	8 bits \times 32 registers (8 bits \times 8 registers \times	4 banks)				
Minimum	instruction execution	On-chip instruction execution time cycle me	odification function				
time When main system clock selected		0.4 μs/0.8 μs/1.6 μs/3.2 μs/6.4 μs/12.8 μs	(at 5.0-MHz operation)				
	Vhen subsystem lock selected	122 μ s (at 32.768-kHz operation)					
Instruction	n set	 16-bit operation Multiplication/division (8 bits × 8 bits,16 bits ÷ 8 bits) Bit manipulation (set, reset, test, Boolean operation) BCD correction, etc. 					
I/O ports		Total : 69 • CMOS input : 2 • CMOS I/O : 63 • N-ch open-drain I/O : 4					
A/D conve	erter	8-bit resolution × 8 channels					
D/A conv	erter	8-bit resolution × 2 channels					
Serial interface		 3-wire serial I/O/2-wire serial I/O/l²C bus mode selectable: 1 channel 3-wire serial I/O mode (on-chip max. 32 bytes automatic data transmit/receive function): 1 channel 3-wire serial I/O/UART mode selectable: 1 channel 					
Timer		 16-bit timer/event counter : 1 channel 8-bit timer/event counter : 2 channels Watch timer : 1 channel Watchdog timer : 1 channel 					
Timer out	put	3 (14-bit PWM output \times 1)					
Clock out	put	19.5 kHz, 39.1 kHz, 78.1 kHz, 156 kHz, 313 kHz, 625 kHz, 1.25 MHz, 2.5 MHz, 5.0 MHz (at main system clock 5.0-MHz operation) 32.768 kHz (at subsystem clock 32.768-kHz operation)					
Buzzer ou	utput	1.2 kHz, 2.4 kHz, 4.9 kHz, 9.8 kHz (at main	n system clock 5.0-MHz operation)				
Vectored-	Maskable	Internal: 13, external: 7					
interrupt source	Non-maskable	Internal: 1					
	Software	1					
Test inpu	t	Internal : 1, external : 1					
Supply vo	bltage	V _{DD} = 2.7 to 6.0 V					
Operating	g ambient temperature	$T_{A} = -40 \text{ to } + 85^{\circ}\text{C}$					
Package		 80-pin plastic QFP (14 × 14 mm, resin thickness 2.7 mm) 80-pin plastic QFP (14 × 14 mm, resin thickness 1.4 mm) 80-pin plastic TQFP (fine pitch) (12 × 12 mm) ^{Note} 					

Note μ PD78058FY only

CONTENTS

1.	PIN CONFIGURATION (TOP VIEW)	7
2.	BLOCK DIAGRAM	9
3	PIN FUNCTIONS 3.1 Port Pins 3.2 Non-port Pins 3.3 Pin I/O Circuits and Recommended Connection of Unused Pins	12
4.	MEMORY SPACE	18
5.	PERIPHERAL HARDWARE FUNCTION FEATURES 5.1 Ports 5.2 Clock Generator 5.3 Timer/Event Counter 5.4 Clock Output Control Circuit 5.5 Buzzer Output Control Circuit 5.6 A/D Converter 5.7 D/A Converter 5.8 Serial Interfaces 5.9 Real-Time Output Port Functions	19 20 23 23 24 25 25
6.	INTERRUPT FUNCTIONS AND TEST FUNCTIONS 6.1 Interrupt Functions 6.2 Test Functions	28
7.	EXTERNAL DEVICE EXPANSION FUNCTIONS	33
8.	STANDBY FUNCTION	33
9.	RESET FUNCTION	33
10.	INSTRUCTION SET	34
11.	ELECTRICAL SPECIFICATIONS	37
12.	PACKAGE DRAWINGS	63
13.	RECOMMENDED SOLDERING CONDITIONS	66
AP	PENDIX A. DEVELOPMENT TOOLS	68
AP	PENDIX B. RELATED DOCUMENTS	70

- 1. PIN CONFIGURATION (TOP VIEW)
 - 80-pin plastic QFP (14 × 14, resin thickness 2.7 mm) μPD78056FYGC-xxx-3B9 μPD78058FYGC-xxx-3B9
- 80-pin plastic TQFP (fine pich) (12 \times 12 mm) μ PD78058FYGK- \times ××-BE9




Cautions 1. Connect directly the Internally Connected (IC) pin to Vss.

- The AV_{DD} pin functions as both an A/D converter power supply and a port power supply. When the μPD78056FY and 78058FY are used in applications where the noise generated inside the microcontroller needs to be reduced, connect the AV_{DD} pin to another power supply which has the same potential as V_{DD}.
- 3. The AVss pin functions as both an A/D and D/A converter ground and as a port ground. When the μ PD78056FY and 78058FY are used in applications where the noise generated inside the microcontroller needs to be reduced, connect the AVss pin to a ground line other than Vss.

P00 to P07 P10 to P17 P20 to P27 P30 to P37 P40 to P47	 Address Bus Address/Data Bus Analog Input Analog Output Asynchronous Serial Clock Address Strobe Analog Power Supply Analog Reference Voltage Analog Ground Busy Buzzer Clock Internally Connected Interrupt from Peripherals Port0 Port1 Port2 Port3 Port4 Port5 	RxD SB0, SB1 SCK0 to SCK2 SCL SDA0, SDA1 SI0 to SI2 SO0 to SO2 STB TI00, TI01 TI1, TI2, TO0 to TO2 TxD Vod VSS	 Programmable Clock Read Strobe Reset Real-Time Output Port Receive Data Serial Bus Serial Clock Serial Clock Serial Data Serial Input Serial Output Strobe Timer Input Timer Input Timer Output Transmit Data Power Supply Ground Wait
			11,2
P50 to P57 P60 to P67 P70 to P72	: Port5 : Port6 : Port7	WAIT WR X1, X2	: Wait : Write Strobe : Crystal (Main System Clock)
P120 to P127 P130, P131	: Port12 : Port13	XT1, XT2	: Crystal (Subsystem Clock)

2. BLOCK DIAGRAM



Remark The internal ROM and RAM capacity depends on the product.

3. PIN FUNCTIONS

3.1 Port Pins (1/2)

Pin Name	I/O	Function		After Reset	Alternate Function
P00	Input	Port 0	Input only	Input	INTP0/TI00
P01	Input/	8-bit I/O port	Input/output can be specified bit-wise.	Input	INTP1/TI01
P02	output		When used as an input port, on-chip pull-up		INTP2
P03			resistor can be used by software.		INTP3
P04					INTP4
P05					INTP5
P06					INTP6
P07 Note 1	Input	_	Input only	Input	XT1
P10 to P17	Input/ output	Port 1 8-bit input/output port. Input/output can be spe When used as an inpu software. ^{Note 2}	cified bit-wise. It port, on-chip pull-up resistor can be used by	Input	ANI0 to ANI7
P20	Input/	Port 2		Input	SI1
P21	output	8-bit input/output port.		SO1	
P22		Input/output can be spe When used as an inpu	port, on-chip pull-up resistor can be used by		SCK1
P23		software.			STB
P24					BUSY
P25]				SI0/SB0/SDA0
P26					SO0/SB1/SDA1
P27					SCK0/SCL
P30	Input/	Port 3		Input	TO0
P31	output	8-bit input/output port.	offied bit wice		TO1
P32		Input/output can be spe When used as an inpu	It port, on-chip pull-up resistor can be used by		TO2
P33		software.			TI1
P34					TI2
P35					PCL
P36					BUZ
P37					_
P40 to P47	Input/ output	Port 4 8-bit input/output port. Input/output can be spe When used as an inpu software. Test input flag	Input	AD0 to AD7	

Notes 1. When using the P07/XT1 pins as an input port, set 1 in bit 6 (FRC) of the processor clock control register. On-chip feedback resistor of the subsystem clock oscillator should not be used.

2. When using the P10/ANI0 to P17/ANI7 pins as the A/D converter analog input pins, use of the on-chip pullup resistor is cancelled automatically.

3.1 Port Pins (2/2)

Pin Name	I/O	Fur	nction	After Reset	Alternate Function
P50 to P57	Input/ output	Port 5 8-bit input/output port. LED can be driven directly. Input/output can be specified bit-wise. When used as an input port, on-chip pull-up resistor can be used by software.		Input	A8 to A15
P60	Input/	Port 6	N-ch open-drain input/output	Input	_
P61	output	8-bit input/outport port. Input/output can be specified bit-wise.	port. On-chip pull-up resistor		
P62		be specified bit-wise.	can be specified by mask option. LED can be driven		
P63]		directly.		
P64			When used as an input port,	Input	RD
P65			on-chip pull-up resistor can be used by software.		WR
P66]				WAIT
P67]				ASTB
P70	Input/	Port 7		Input	SI2/RxD
P71	output	3-bit input/output port. Input/output can be specified bit-wise.			SO2/TxD
P72		When used as an input port, on-chip pull-	up resistor can be used by software.		SCK2/ASCK
P120 to P127	Input/ output	Port 12 8-bit input/output port. Input/output can be specified bit-wise. When used as an input port, on-chip pull-up resistor can be used by software.		Input	RTP0 to RTP7
P130, P131	Input/ output	Port 13 2-bit input/output port. Input/output can be specified bit-wise. When used as an input port, on-chip pull-up resistor can be used by software.		Input	ANO0, ANO1

- Caution For pins which also function as port pins, do not perform the following operations during A/D conversion. If these operations are performed, the total error ratings cannot be kept (except for LCD segment output alternate-function pin).
 - (1) Rewrite the output latch which the pin is used as a port pin.
 - (2) Change the output level of the pin used as an output pin, even if it is not used as a port pin.

3.2 Non-port Pins (1/2)

Pin Name	I/O	Function	After Reset	Alternate Function
INTP0	Input	External interrupt request input by which the effective edge (rising edge,	Input	P00/TI00
INTP1		falling edge, or both rising edge and falling edge) can be specified.		P01/TI01
INTP2				P02
INTP3				P03
INTP4				P04
INTP5				P05
INTP6				P06
SI0	Input	Serial interface serial data input.	Input	P25/SB0/SDA0
SI1				P20
SI2				P70/RxD
SO0	Output	Serial interface serial data output.	Input	P26/SB1/SDA1
SO1				P21
SO2				P71/TxD
SB0	Input	Serial interface serial data input/output.	Input	P25/SI0/SDA0
SB1	/output			P26/SO0/SDA1
SDA0				P25/SI0/SB0
SDA1				P26/SO0/SB
SCK0	Input	Serial interface serial clock input/ output	Input	P27/SCL
SCK1	/output			P22
SCK2				P72/ASCK
SCL				P27/SCK0
STB	Output	Serial interface automatic transmit/receive strobe output.	Input	P23
BUSY	Input	Serial interface automatic transmit/receive busy input.	Input	P24
RxD	Input	Asynchronous serial interface serial data input.	Input	P70/SI2
TxD	Output	Asynchronous serial interface serial data output.	Input	P71/SO2
ASCK	Input	Asynchronous serial interface serial clock input.	Input	P72/SCK2
TI00	Input	External count clock input to the 16-bit timer (TM0)	Input	P00/INTP0
TI01		Capture trigger signal input to the capture register (CR00)]	P01/INTP1
TI1		External count clock input to the 8-bit timer (TM1)		P33
TI2		External count clock input to the 8-bit timer (TM2)		P34
TO0	Output	16-bit timer (TM0) output (alternate function as 14-bit PWM output)	Input	P30
TO1	•	8-bit timer (TM1) output		P31
TO2		8-bit timer (TM2)		P32
PCL	Output	Clock output (for main system clock, subsystem clock trimming).	Input	P35
BUZ	Output	Buzzer output.	Input	P36
RTP0 to RTP7	Output	Real-time output port by which data is output in synchronization with a trigger.	Input	P120 to P127
AD0 to AD7	Input /output	Low-order address/data bus at external memory expansion.	Input	P40 to P47

3.2 Non-port Pins (2/2)

Pin Name	I/O	Function	After Reset	Alternate Function
A8 to A15	Output	High-order address bus at external memory expansion.	Input	P50 to P57
RD	Output	External memory read operation strobe signal output.	Input	P64
WR		External memory write operation strobe signal output.		P65
WAIT	Input	Wait insertion at external memory access.	Input	P66
ASTB	Output	Strobe output which latches the address information output at port 4 to access external memory.	Input	P67
ANI0 to ANI7	Input	A/D converter analog input.	Input	P10 to P17
ANO0, ANO1	Output	D/A converter analog output.		P130, P131
AVREF0	Input	A/D converter reference voltage input.		_
AVREF1	Input	D/A converter reference voltage input.		
AVdd		A/D converter analog power supply (shared with the port power supply)	_	
AVss	—	A/D and D/A converter ground potential (shared with the port ground potential)		—
RESET	Input	System reset input.	_	_
X1	Input	Main system clock oscillation crystal connection.	_	_
X2	—		_	_
XT1	Input	Subsystem clock oscillation crystal connection.	Input	P07
XT2	—			_
Vdd	—	Positive power supply (except for port).	_	_
Vss	_	Ground potential (except for port).		_
IC	—	Internally connected. Connect directly to Vss.		—

- Cautions 1. The AV_{DD} pin functions as both an A/D converter power supply and a port power supply. When the μPD78056FY and 78058FY are used in applications where the noise generated inside the microcontroller needs to be reduced, connect the AV_{DD} pin to another power supply which has the same potential as V_{DD}.
 - 2. The AVss pin functions as both an A/D converter and D/A converter ground and as a port ground. When the μ PD78056FY and 78058FY are used in applications where the noise generated inside the microcontroller needs to be reduced, connect the AVss pin to a ground line other than Vss.

3.3 Pin I/O Circuits and Recommended Connection of Unused Pins

The input/output circuit type of each pin and recommended connection of unused pins are shown in Table 3-1. For the input/output circuit configuration of each type, see Figure 3-1.

Pin Name	Input/output Circuit Type	I/O	Recommended Connection when not Used
P00/INTP0/TI00	2	Input	Connected to Vss.
P01/INTP1/TI01	8-D	Input/output	Independently connect to Vss through resistor.
P02/INTP2	-		
P03/INTP3	1		
P04/INTP4	-		
P05/INTP5	-		
P06/INTP6	-		
P07/XT1	16	Input	Connect to VDD.
P10/ANI0 to P17/ANI7	11-C	Input/output	Independently connect to VDD or VSS through resistor.
P20/SI1	8-D		
P21/SO1	5-J		
P22/SCK1	8-D		
P23/STB	5-J		
P24/BUSY	8-D		
P25/SI0/SB0/SDA0	10-C		
P26/SO0/SB1/SDA1			
P27/SCK0/SCL			
P30/TO0	5-J		
P31/TO1			
P32/TO2			
P33/TI1	8-D		
P34/TI2	_		
P35/PCL	5-J		
P36/BUZ	-		
P37	1		
P40/AD0 to P47/AD7	5-O		Independently connect to VDD through resistor.
P50/A8 to P57/A15	5-J	-	Independently connect to VDD or Vss through resistor.
P60 to P63	13-I]	Independently connect to VDD through resistor.
P64/RD	5-J		Independently connect to V_{DD} or V_{SS} through resistor.
P65/WR			
P66/WAIT]		
P67/ASTB	1		

Table 3-1. Input/Output Circuit Type of Each Pin (1/2)

Pin Name	Input/output Circuit Type	I/O	Recommended Connection when not Used
P70/SI2/RxD	8-D	Input/	Independently connect to VDD or Vss through resistor.
P71/SO2/TxD	5-J	output	
P72/SCK2/ASCK	8-D		
P120/RTP0 to	5-J		
P127/RTP7			
P130/ANO0 ,	12-B	Input/	Independently connect to Vss through resistor.
P131/ANO1		output	
RESET	2	Input	_
XT2	16	_	Leave open.
AVREFO	_		Connect to Vss.
AV _{REF1}	-		Connect to VDD.
AV _{DD}			Connect to another power supply which has the same potential as VDD.
AVss	1		Connect to another ground line which has the same potential as V_{SS} .
IC	_		Connect directly to Vss.

Table 3-1. Input/Output Circuit Type of Each Pin (2/2)




Figure 3-1. Pin Input/Output Circuits (1/2)




Figure 3-1. Pin Input/Output Circuits (2/2)

4. MEMORY SPACE

Figure 4-1 shows the memory map of the μ PD78056FY,78058FY.




Figure 4-1. Memory Map

Notes 1. µPD78058FY only

- 2. When the external device expansion function is used with the μ PD78058FY, set the internal ROM capacity to 56 Kbytes or less using the memory size switching register (IMS).
- **3.** The internal ROM capacity and internal high-speed RAM capacity depend on the products (see the table below).

Target Product	Internal ROM Last Address nnnnH
μ PD78056FY	BFFFH
μ PD78058FY	EFFFH

5. PERIPHERAL HARDWARE FUNCTION FEATURES

5.1 Ports

The following 3 types of I/O ports are available.

• CMOS input (P00, P07)	: 2
CMOS input/output (P01 to P06, port 1 to port 5, P64 to P67, port 7, port 12, port 13)	: 63
 N-channel open-drain input/output (P60 to P63) 	: 4
Total	: 69


Table 5-1. Port Functions

Name	Pin Name	Function
Port 0	P00, P07	Dedicated input port pins
	P01 to P06	Input/output port pins. Input/output specifiable bit-wise.
		When used as input/output port pins, on-chip pull-up resistor can be used by software.
Port 1	P10 to P17	Input/output port pins. Input/output specifiable bit-wise.
		When used as input port pins, on-chip pull-up resistor can be used by software.
Port 2	P20 to P27	Input/output port pins. Input/output specifiable bit-wise.
		When used as input port pins, on-chip pull-up resistor can be used by software.
Port 3	P30 to P37	Input/output port pins. Input/output specifiable bit-wise.
		When used as input port pins, on-chip pull-up resistor can be used by software.
Port 4	P40 to P47	Input/output port pins. Input/output specifiable in 8-bit units.
		When used as input port pins, on-chip pull-up resistor can be used by software.
		Test input flag (KRIF) is set to 1 by falling edge detection.
Port 5	P50 to P57	Input/output port pins. Input/output specifiable bit-wise.
		When used as input port pins, on-chip pull-up resistor can be used by software.
		LED direct drive capability.
Port 6	P60 to P63	N-channel open-drain input/output port pins. Input/output specifiable bit-wise.
		On-chip pull-up resistor can be used by mask option.
		LED direct drive capability.
	P64 to P67	Input/output port pins. Input/output specifiable bit-wise.
		When used as input/output port pins, on-chip pull-up resistor can be used by software.
Port 7	P70 to P72	Input/output port pins. Input/output specifiable bit-wise.
		When used as input/output port pins, on-chip pull-up resistor can be used by software.
Port 12	P120 to P127	Input/output port pins. Input/output specifiable bit-wise.
		When used as input/output port pins, on-chip pull-up resistor can be used by software.
Port 13	P130, P131	Input/output port pins. Input/output specifiable bit-wise.
		When used as input/output port pins, on-chip pull-up resistor can be used by software.

5.2 Clock Generator

Two types of generators, a main system clock generator and a subsystem clock generator, are available. The minimum instruction execution time can also be changed.

- 0.4 μ s/0.8 μ s/1.6 μ s/3.2 μ s/6.4 μ s/12.8 μ s (main system clock: at 5.0-MHz operation)
- 122 μs (subsystem clock: at 32.768-kHz operation)





5.3 Timer/Event Counter

- 5 timer/event counter channels are incorporated.
- 16-bit timer/event counter : 1 channel
- 8-bit timer/event counter : 2 channels
- Watch timer : 1 channel
- Watchdog timer : 1 channel

Table 5-2.	Operation of Timer/Event Counter
------------	-----------------------------------------

		16-Bit Timer/Event Counter	8-Bit Timer/Event Counter	Watch Timer	Watchdog Timer	
0	peration mode					
	Interval timer	1 channel	2 channels	1 channel	1 channel	
	External event counter	1 channel	2 channels			
Fι	inction					
	Timer output	1 output	2 outputs			
	PWM output	1 output				
	Pulse width measurement	2 input				
	Square wave output	1 output	2 outputs			
	One-shot pulse output	1 output				
	Interrupt request	2	2	1	1	
	Test input			1 input		




Figure 5-2. 16-Bit Timer/Event Counter Block Diagram






Figure 5-4. Watch Timer Block Diagram






Figure 5-5. Watchdog Timer Block Diagram




5.4 Clock Output Control Circuit

Clock with the following frequencies can be output as clock output.

- 19.5 kHz/39.1 kHz/78.1 kHz/156 kHz/313 kHz/625 kHz/1.25 MHz/2.5 MHz/5.0 MHz (main system clock: at 5.0-MHz operation)
- 32.768 kHz (subsystem clock: at 32.768-kHz operation)






5.5 Buzzer Output Control Circuit

Clock with the following frequencies can be output as buzzer output.

• 1.2 kHz/2.4 kHz/4.9 kHz/9.8 kHz (main system clock: at 5.0-MHz operation)







5.6 A/D Converter

An A/D converter of 8-bit resolution \times 8 channels is incorporated.

The following two types of A/D conversion operation start-up methods are available.

- Hardware start
- Software start





5.7 D/A Converter

A D/A converter of 8-bit resolution $\times\,2$ channels is available. The conversion method is the R-2R resistor ladder method.




Figure 5-9. D/A Converter Block Diagram

 $\begin{array}{ll} n & = 0, \ 1 \\ m & = 4, \ 5 \\ x & = 1, \ 2 \end{array}$

5.8 Serial Interfaces

- 3 channels of the clocked serial interface are incorporated.
- Serial interface channel 0
- Serial interface channel 1
- Serial interface channel 2

Table 5-3.	Types and	Functions	of Serial	Interface
------------	-----------	-----------	-----------	-----------

Function	Serial Interface Channel 0	Serial Interface Channel 1	Serial Interface Channel 2
3-wire serial I/O mode	O (MSB/LSB first switchable)	○ (MSB/LSB first switchable)	○ (MSB/LSB first switchable)
3-wire serial I/O mode with auto-	_	○ (MSB/LSB first switchable)	_
matic transmission/reception			
function			
2-wire serial I/O mode	⊖ (MSB first)	—	_
I ² C bus mode	○ (MSB first)	—	_
Asynchronous serial interface			○ (Dedicated baud rate
(UART) mode			generator incorporated)






Figure 5-10. Serial Interface Channel 0 Block Diagram








Figure 5-12. Serial Interface Channel 2 Block Diagram

5.9 Real-Time Output Port Functions

Data set previously in the real-time output buffer register is transferred to the output latch by hardware concurrently with timer interrupt request and external interrupt request generation in order to output to off-chip. This is a real-time output function. Pins to output to off-chip are called real-time output ports.

By using a real-time output port, a signal which has no jitter can be output. This is most applicable to control of stepping motors, etc.




Figure 5-13. Real-Time Output Port Block Diagram

6. INTERRUPT FUNCTIONS AND TEST FUNCTIONS

1

6.1 Interrupt Functions

There are 22 interrupt functions of 3 different kinds, as shown below.

- Non-maskable : 1
- Maskable : 20
- Software :

Interrupt Type	Note 1 Default		Interrupt Source	Internal/	Vector Table	Basic Configuration	
ппентарт туре	Priority	Name	Trigger	External	Address	Type Note 2	
Non-maskable		INTWDT	Watchdog timer overflow (watchdog timer mode 1 selected)	Internal	0004H	(A)	
Maskable	0	INTWDT	Watchdog timer overflow (interval timer mode selected)			(B)	
	1	INTP0	Pin input edge detection	External	0006H	(C)	
	2	INTP1	-		0008H	(D)	
	3	INTP2	-		000AH		
	4	INTP3			000CH		
	5	INTP4			000EH		
	6	INTP5	-		0010H		
	7	INTP6	-		0012H		
	8	INTCSI0	End of serial interface channel 0 transfer	Internal	0014H	(B)	
	9	INTCSI1	End of serial interface channel 1 transfer		0016H		
	10	INTSER	Generation of serial interface channel 2 UART receive error		0018H	-	
	11	INTSR	End of serial interface channel 2 UART reception		001AH		
		INTCSI2	End of serial interface channel 2 3-wire transfer				
	12	INTST	End of serial interface channel 2 UART transmission		001CH		

Table 6-1. Interrupt Source List (1/2)

Notes 1. The default priority is a priority order when two or more maskable interrupt requests are generated simultaneously. 0 is the highest order and 18, the lowest.

2. Basic configuration types (A) to (E) correspond to (A) to (E) in Figure 6-1, respectively.


Interrupt Type	Note 1 Default	Interrupt Source		Internal/	Vector Table	Basic Configuration	
	Priority	Name	Trigger	External	Address	Type Note 2	
Maskable	13	INTTM3	Reference time interval signal from watch timer	Internal	001EH	(B)	
	14	INTTM00	Generation of match signal of 16-bit timer register and capture/compare register (CR00)	1	0020H		
	15	INTTM01	Generation of match signal of 16-bit timer register and capture/compare register (CR01)	1	0022H		
	16	INTTM1	Generation of match signal of 8-bit timer/event counter 1		0024H		
	17	INTTM2	Generation of match signal of 8-bit timer/ event counter 2		0026H		
	18	INTAD	End of conversion by A/D converter		0028H		
Software	_	BRK	BRK instruction execution	_	003EH	(E)	

Table 6-1. Interrupt Source List (2/2)


- **Notes 1.** The default priority is a priority order when two or more maskable interrupt requests are generated simultaneously. 0 is the highest order and 18, the lowest.
 - 2. Basic configuration types (A) to (E) correspond to (A) to (E) in Figure 6-1, respectively.

Figure 6-1. Interrupt Function Basic Configuration (1/2)

(A) Internal non-maskable interrupt



(B) Internal maskable interrupt



(C) External maskable interrupt (INTP0)






Figure 6-1. Interrupt Function Basic Configuration (2/2)

(D) External maskable interrupt (except INTP0)



(E) Software interrupt



- IF : Interrupt request flag
- IE : Interrupt enable flag
- ISP : In-service priority flag
- MK : Interrupt mask flag
- PR : Priority specification flag


6.2 Test Functions

There are two test functions as shown in Table 6-2.

Table 6-2.	Test Input	Source List
	1001	

	Test Input Source						
Name	Name Trigger						
INTWT	Watch timer overflow	Internal					
INTPT4	Port 4 falling edge detection	External					

Figure 6-2. Test Function Basic Configuration



IF : Test input flag

MK : Test mask flag

7. EXTERNAL DEVICE EXPANSION FUNCTIONS

The external device expansion functions connect external devices to areas other than the internal ROM, RAM and SFR. Ports 4 to 6 are used for external device connection.

8. STANDBY FUNCTION

There are the following two standby functions to reduce the system power consumption.

• HALT mode : The CPU operating clock is stopped.

The average consumption current can be reduced by intermittent operation in combination with the normal operating mode.

• STOP mode : The main system clock oscillation is stopped. The whole operation by the main system clock is stopped, so that the system operates with ultra-low power consumption using only the subsystem clock.




Figure 8-1. Stand-by Function

- **Note** The power consumption can be reduced by stopping the main system clock. When the CPU is operating on the subsystem clock, set bit 7 (MCC) in the processor clock control register (PCC) to stop the main system clock. The STOP instruction cannot be used.
- Caution When the main system clock is stopped and the system is operated by the subsystem clock, the subsystem clock should be switched again to the main system clock after the oscillation stabilization time is secured by the program.

Remark CSS : bit 4 in the PCC

9. RESET FUNCTION

There are the following two reset methods.

- External reset input by RESET pin
- Internal reset by watchdog time runaway time detection

10. INSTRUCTION SET

(1) 8-bit instructions

MOV, XCH, ADD ADDC, SUB, SUBC, AND, OR, XOR, CMP, MULU, DIVUW, INC, DEC, ROR, ROL, RORC, ROLC, ROR4, ROL4, PUSH, POP, DBNZ

Second Operand First Operand	#byte	A	۲ ^{Note}	sfr	saddr	!addr16	PSW	[DE]	[HL]	[HL + Byte] [HL + B] [HL + C]	\$addr16	1	None
A	ADD ADDC SUB SUBC AND OR XOR CMP		MOV XCH ADD SUB SUBC AND OR XOR	MOV XCH	MOV XCH ADD ADDC SUB SUBC AND OR XOR	MOV XCH ADD SUB SUBC AND OR XOR	MOV	MOV XCH	MOV XCH ADD SUB SUBC AND OR XOR	MOV XCH ADD ADDC SUB SUBC AND OR XOR		ROR ROL RORC ROLC	
r	MOV	MOV ADD SUB SUBC AND OR XOR CMP	CMP		CMP	CMP			CMP	CMP			INC DEC
B, C											DBNZ		
sfr	MOV	MOV											
saddr	MOV ADD SUB SUBC AND OR XOR CMP	MOV									DBNZ		INC DEC
!addr16		MOV											
PSW	MOV	MOV											PUSH POP
[DE]		MOV											
[HL]		MOV											ROR4 ROL4
[HL + Byte] [HL + B] [HL + C]		MOV											
Х													MULU
С													DIVUW

Note Except r = A

(2) 16-bit instructions

MOVW, XCHW, ADDW, SUBW, CMPW, PUSH, POP, INCW, DECW

Second Operand First Operand	#word	AX	rp ^{Note}	sfrp	saddrp	!addr16	SP	None
AX	ADDW SUBW CMPW		MOVW XCHW	MOVW	MOVW	MOVW	MOVW	
rp	MOVW	MOVW Note						INCW, DECW PUSH, POP
sfrp	MOVW	MOVW						
saddrp	MOVW	MOVW						
!addr16		MOVW						
SP	MOVW	MOVW						

Note Only when rp = BC, DE or HL

(3) Bit manipulation instructions

MOV1, AND1, OR1, XOR1, SET1, CLR1, NOT1, BT, BF, BTCLR

Second Operand First Operand	A.bit	sfr.bit	saddr.bit	PSW.bit	[HL].bit	CY	\$addr16	None
A.bit						MOV1	BT BF BTCLR	SET1 CLR1
sfr.bit						MOV1	BT BF BTCLR	SET1 CLR1
saddr.bit						MOV1	BT BF BTCLR	SET1 CLR1
PSW.bit						MOV1	BT BF BTCLR	SET1 CLR1
[HL].bit						MOV1	BT BF BTCLR	SET1 CLR1
СҮ	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1			SET1 CLR1 NOT1

(4) Call instruction/branch instructions

CALL, CALLF, CALLT, BR, BC, BNC, BZ, BNZ, BT, BF, BTCLR, DBNZ

Second Operand First Operand	AX	!addr16	!addr11	[addr5]	\$addr16
Basic instruction	BR	CALL BR	CALLF	CALLT	BR, BC, BNC BZ, BNZ
Compound instruction					BT, BF BTCLR DBNZ

(5) Other instructions

ADJBA, ADJBS, BRK, RET, RETI, RETB, SEL, NOP, EI, DI, HALT, STOP

11. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings (T_A = 25°C)

Parameter	Symbol		Test Conditions		Rating	Unit
Supply voltage	Vdd				-0.3 to + 7.0	V
	AVDD				-0.3 to V _{DD} + 0.3	V
	AV _{REF0}				-0.3 to V _{DD} + 0.3	V
	AV _{REF1}				-0.3 to V _{DD} + 0.3	V
	AVss				-0.3 to + 0.3	V
Input voltage	VI1	P00 to P07, P1	0 to P17,P20 to P27, P30 to	-0.3 to VDD + 0.3	V	
		P50 to P57, P64 P131, X1, X2	4 to P67, P70 to P72, P120 to , XT2 RESET			
	V ₁₂	P60 to P63	N-ch Open-drain		-0.3 to +16	V
Output voltage	Vo				-0.3 to Vpp + 0.3	V
Analog input voltage	Van	P10 to P17	Analog input pin		AVss -0.3 to AVREF0 + 0.3	V
High level output	Іон	1 pin	1	-10	mA	
current		P01 to P06, P3	0-P37, P56, P57, P60 to P67,	P120 to P127 total	-15	mA
			P20 to P27, P40 to P47, F P130, P131 total	P50 to P55,	-15	mA
Low level output	I _{OL} Note	1 pin		Peak value	30	mA
current				Effective value	15	mA
		P50 to P55 to	otal	Peak value	100	mA
				Effective value	70	mA
		P56, P57, P6	0 to P63 total	Peak value	100	mA
				Effective value	70	mA
		P10 to P17, F	P20 to P27, P40 to P47,	Peak value	50	mA
		P70 to P72, F	P130, P131 total	Effective value	20	mA
		P01 to P06, F	P30 to P37, P64 to P67,	Peak value	50	mA
		P120 to P127 total		Effective value	20	mA
Operating ambient temperature	TA				-40 to +85	°C
Storage temperature	Tstg				-65 to +150	°C

Note The effective value should be calculated as follows: [Effective value] = [Peak value] $\times \sqrt{duty}$

Remark Unless specified otherwise, alternate-function pin characteristics are the same as port pin characteristics.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Resonator	Recommended Circuit	Parameter	Test Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator		Oscillator frequency (fx) ^{Note 1}	V _{DD} = Oscillator voltage range	1.0		5.0	MHz
		Oscillation stabilization time Note 2	After VDD reaches oscil- lator voltage range MIN.			4	ms
Crystal resonator		Oscillator frequency (fx) ^{Note 1}		1.0		5.0	MHz
	+C2 +C1	Oscillation stabilization time Note 2	V _{DD} = 4.5 to 6.0 V			10	ma
	<u>-</u>					30	ms
External clock	X2 X1	X1 input frequency (fx) ^{Note 1}		1.0		5.0	MHz
		X1 input high/low level width (tx∺, tx∟)		85		500	ns

Main System Clock Oscillation Circuit Characteristics ($T_A = -40$ to $85^{\circ}C$, $V_{DD} = 2.7$ to 6.0 V)

Notes 1. Indicates only oscillation circuit characteristics. Refer to "AC Characteristics" for instruction execution time.
 2. Time required to stabilize oscillation after reset or STOP mode release.

- Cautions 1. When using the main system clock oscillator, wiring in the area enclosed with the broken line in the above figures should be carried out as follows to avoid an adverse effect from wiring capacitance.
 - Wiring should be as short as possible.
 - Wiring should not cross other signal lines.
 - Wiring should not be placed close to a varying high current.
 - The potential of the oscillator capacitor ground should be the same as Vss.
 - Do not ground wiring to a ground pattern in which a high current flows.
 - Do not fetch a signal from the oscillator.
 - 2. When the main system clock is stopped and the system is operated by the subsystem clock, the subsystem clock should be switched again to the main system clock after the oscillation stabilization time is secured by the program.

Resonator	Recommended Circuit	Parameter	Test Conditions	MIN.	TYP.	MAX.	Unit
Crystal resonator		Oscillator frequency (f _{XT}) Note 1		32	32.768	35	kHz
		Oscillation	VDD = 4.5 to 6.0 V		1.2	2	s
		stabilization time Note 2				10	
External clock	IXT2 XT1 I	XT1 input frequency (f _{XT}) ^{Note} 1		32		100	kHz
		XT1 input high-/low-level width (txTH, txTL)		5		15	μs

Subsystem Clock Oscillation Circuit Characteristics (TA = -40 to $+85^{\circ}$ C, VDD = 2.7 to 6.0 V)

- Notes 1. Indicates only oscillation circuit characteristics. Refer to "AC Characteristics" for instruction execution time.
 2. Time required to stabilize oscillation after VDD reaches oscillator voltage MIN.
- Cautions 1. When using the subsystem clock oscillator, wiring in the area enclosed with the broken line in the above figures should be carried out as follows to avoid an adverse effect from wiring capacitance.
 - Wiring should be as short as possible.
 - Wiring should not cross other signal lines.
 - Wiring should not be placed close to a varying high current.
 - The potential of the oscillator capacitor ground should be the same as Vss.
 - Do not ground wiring to a ground pattern in which a high current flows.
 - Do not fetch a signal from the oscillator.
 - 2. The subsystem clock oscillator is a low-amplitude circuit in order to achieve a low consumption current, and is more prone to malfunction due to noise than the main system clock oscillator. Particular care is therefore required with the wiring method when the subsystem clock is used.

Capacitance (TA = 25° C, VDD = VSS = 0 V)

Parameter	Symbol	Те	st Conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	Cin	f = 1 MHz Measured pins returned to 0 V.				15	pF
I/O capacitance	Сю	f = 1 MHz Measured pins returned to 0 V.	P01 to P06, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P72, P120 to P127, P130, P131			15	pF
			P60 to P63			20	pF

Remark The characteristics of the alternate-function pins are the same as those of the port pins unless otherwise specified.

DC Characteristics (T_A = -40 to $+85^{\circ}$ C, V_{DD} = 2.7 to 6.0 V)

Parameter	Symbol	Test Condition	ons	MIN.	TYP.	MAX.	Unit
Input voltage, high	Vih1	P10 to P17, P21, P23, P30 to P32, P50 to P57, P64 to P67, P71, P1		0.7 Vdd		Vdd	V
	VIH2	P00 to P06, P20, P22, P24 to P2 RESET	27, P33, P34, P70, P72,	0.8 Vdd		Vdd	V
Vінз		P60 to P63 (N-ch Open-drain)	0.7 Vdd		15	V	
	VIH4	X1, X2		Vdd-0.5		Vdd	V
	Vih5	XT1/P07, XT2	VDD = 4.5 to 6.0 V	0.8 Vdd		Vdd	V
				0.9 Vdd		Vdd	V
Input voltage, low	VIL1	P10 to P17, P21, P23, P30 to P32, P50 to P57, P64 to P67, P71, P1		0		0.3 Vdd	V
	VIL2	P00 to P06, P20, P22, P24 to P2 RESET	0		0.2 Vdd	V	
	VIL3	P60 to P63	V _{DD} = 4.5 to 6.0 V	0		0.3 Vdd	V
				0		0.2 Vdd	V
	VIL4	X1, X2		0		0.4	V
,	VIL5	XT1/P07, XT2	V _{DD} = 4.5 to 6.0 V	0		0.2 Vdd	V
				0		0.1 Vdd	V
Output voltage,	Vон	VDD = 4.5 to 6.0 V, IOH = -1mA		Vdd-1.0			V
high		Іон = -100 <i>µ</i> А		Vdd-0.5			V
Output voltage, low	Vol1	P50 to P57, P60 to P63	V _{DD} = 4.5 to 6.0 V, Io∟ = 15 mA		0.4	2.0	V
		P01 to P06, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P64 to P67, P70 to P72, P120 to P127, P130, P131	$V_{DD} = 4.5 \text{ to } 6.0 \text{ V},$ $I_{OL} = 1.6 \text{ mA}$			0.4	V
	Vol2	SB0, SB1, SCK0	V_{DD} = 4.5 to 6.0 V, N-ch open-drain at pull-up time(R = 1 k Ω)			0.2 Vdd	V
	Vol3	Ιοι = 400 μΑ				0.5	V
Input leakage current, high	ILIH1	Vin = Vdd	P00 to P06, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P72, P120 to P127, P130, P131 RESET			3	μA
	Ілна	1	X1, X2, XT1/P07, XT2			20	μA
	Ілнз	V _{IN} = 15 V	P60 to P63			80	μA

Remark The characteristics of alternate-function pins and a port pin are the same unless specified otherwise.

Parameter	Symbol	Test	Conditions	MIN.	TYP.	MAX.	Unit
Input leakage current, low	ILIL1	Vin = 0 V	P00 to P06, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P72, P120 to P127, P130, P131, RESET			-3	μA
	ILIL2		X1, X2, XT1/P07, XT2			-20	μA
	Ililis		P60 to P63			_3 Note	μA
Output leakage current, high	Ігон	Vout = Vdd				3	μΑ
Output leakage current, low	Ilol	Vout = 0 V				-3	μA
Mask option pull-up resistor	R1	V _{IN} = 0 V, P60 to P63		20	40	90	kΩ
Software pull- up resistor	R ₂	V _{IN} = 0 V, P01 to P06, P10 to P17, P20 to P27, P30 to P37,	V _{DD} = 4.5 V to 6.0 V	15	40	90	kΩ
		P40 to P47, P50 to P57, P64 to P67, P70 to P72, P120 to P127, P130, P131		20		500	kΩ

DC Characteristics (T_A = -40 to $+85^{\circ}$ C, V_{DD} = 2.7 to 6.0 V)

Note When the pull-up resistor is not included in P60 to P63 (specified by a mask option), a $-200 \ \mu\text{A}$ (MAX.) low-level input leakage current flows only at the 1.5 clock interval (no wait) when the read instruction to port 6 (PM6) and port mode register (PM6) is executed. At times other than this 1.5 interval, a $-3 \ \mu\text{A}$ (MAX.) curent flows.

Remark The characteristics of alternate-function pins and port pins are the same unless specified otherwise.

Parameter	Symbol	Test Condit	ions	MIN.	TYP.	MAX.	Unit
Power supply current Note 1	IDD1	5.0-MHz crystal oscillation operating mode	V_{DD} = 5.0 V \pm 10% $^{Note \; 5}$		4	12	mA
current		(fxx = 2.5 MHz) Note 2	V_{DD} = 3.0 V \pm 10% $^{Note~6}$		0.6	1.8	mA
		5.0-MHz crystal oscillation	V_{DD} = 5.0 V \pm 10% $^{Note \; 5}$		6.5	19.5	mA
	operating mode (f _{xx} = 5.0 MHz) ^{Note 3}	V_{DD} = 3.0 V \pm 10% $^{Note \; 6}$		0.8	2.4	mA	
	IDD2	5.0-MHz crystal oscillation HALT mode	$V_{\text{DD}} = 5.0 \text{ V} \pm 10\%$		1.4	4.2	mA
	(fxx = 2.5 MHz) Note 2	$V_{\text{DD}} = 3.0 \text{ V} \pm 10\%$		0.5	1.5	mA	
	5.0-MHz crystal oscillation	$V_{\text{DD}} = 5.0 \text{ V} \pm 10\%$		1.6	4.8	mA	
		(fxx = 5.0 MHz) Note 3	$V_{\text{DD}} = 3.0 \text{ V} \pm 10\%$		0.65	1.95	mA
	IDD3	32.768-kHz crystal oscillation	$V_{\text{DD}} = 5.0 \text{ V} \pm 10\%$		60	120	μΑ
		operating mode Note 4	$V_{\text{DD}} = 3.0 \text{ V} \pm 10\%$		32	64	μΑ
	DD4	32.768-kHz crystal oscillation	$V_{\text{DD}} = 5.0 \text{ V} \pm 10\%$		25	55	μΑ
		HALT mode Note 4	$V_{\text{DD}} = 3.0 \text{ V} \pm 10\%$		5	15	μA
	IDD5	XT1 = V _{DD} STOP mode	$V_{\text{DD}} = 5.0 \text{ V} \pm 10\%$		1	30	μA
	When feedback resistor is used	$V_{\text{DD}} = 3.0 \text{ V} \pm 10\%$		0.5	10	μA	
	IDD6	XT1 = V _{DD} STOP mode	$V_{\text{DD}} = 5.0 \text{ V} \pm 10\%$		0.1	30	μΑ
		When feedback resistor is not used	$V_{\text{DD}} = 3.0 \text{ V} \pm 10\%$		0.05	10	μA

DC Characteristics (T_A = -40 to $+85^{\circ}$ C, V_{DD} = 2.7 to 6.0 V)

- **Notes 1.** Flows through the V_{DD} and AV_{DD} pins. Does not include the current which flows through the A/D converter, D/A converter, and on-chip pull-up resistor.
 - **2.** $f_{xx} = f_x/2$ operation (when oscillation mode selection register (OSMS) is set to 00H)
 - **3.** fxx = fx operation (when the OSMS is set to 01H)
 - 4. When the main system clock is stopped
 - 5. High-speed mode operation (when a processor clock control register (PCC) is set to 00H)
 - 6. Low-speed mode operation (when the PCC is set to 04H)
- **Remarks** 1. fxx: Main system clock frequency (fx or fx/2)
 - 2. fx: Main system clock oscillator frequency

AC CHARACTERISTICS

(1) Basic Operation (T_A = -40 to $+85^{\circ}$ C, V_{DD} = 2.7 to 6.0 V)


Parameter	Symbol		Test Conditio	ns	MIN.	TYP.	MAX.	Unit
Cycle time	Тсч	Operating on main	$f_{xx} = f_{x/2}$ Note 1	I	0.8		64	μs
(Min. instruction		system clock	$f_{XX} = f_X Note 2$	V _{DD} = 4.5 to 6.0 V	0.4		32	μs
execution time)					0.8		32	μs
		Operating on subsy	stem clock		40	122	125	μs
TI00 input high-/	t тiноо, t тiloo	V _{DD} = 4.5 to 6.0 V			2/fsam+0.1 ^{Note 3}			μs
low-level width					2/fsam+0.2 ^{Note 3}			μs
TI01 input high-/ low-level width	t⊤iH01, t⊤iL01				10			μs
TI1, TI2 input	fTI1	V _{DD} = 4.5 to 6.0 V			0		4	MHz
frequency					0		275	kHz
TI1, TI2 input	t⊤iH1, t⊤iL1	V _{DD} = 4.5 to 6.0 V			100			ns
high-/low-level width					1.8			μs
Interrupt request	tinth, tintl	INTP0		VDD = 4.5 to 6.0 V	2/fsam+0.1 ^{Note 3}			μs
input high-/low					2/fsam+0.2 ^{Note 3}			μs
-level width		INTP1 to INTP6, KR0 to KR7			10			μs
RESET low-level width	trs∟				10			μs

Notes 1. When oscillation mode selection register is set to 00H


- 2. When oscillation mode selection register is set to 01H
- In combination with bits 0 (SCS0) and 1 (SCS1) of sampling clock select register (SCS), selection of fsam is possible between fxx/2^N, fxx/32, fxx/64 and fxx/128 (when N= 0 to 4).
- **Remarks** 1. fxx: Main system clock frequency (fx or fx/2)
 - 2. fx: Main system clock oscillation frequency



TCY VS VDD (at $f_{XX} = f_X/2$ main system clock operation)



TCY vs VDD (at fxx = fx main system clock operation)



(2) Read/Write Operation

(a) When MCS = 1, PCC2 to PCC0 = 000B (T_A = -40 to + 85°C, V_{DD} = 4.5 to 6.0 V)

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
ASTB high-level width	t asth		0.85tcy - 50		ns
Address setup time	tads		0.85tcy - 50		ns
Address hold time	t adh		50		ns
Data input time from address	tADD1			(2.85+2n)tcr-80	ns
	tADD2			(4+2n)tcy-100	ns
Data input time from $\overline{\mathrm{RD}}\downarrow$	t RDD1			(2+2n)tcy-100	ns
	trdd2			(2.85+2n)tcy-100	ns
Read data hold time	t rdh		0		ns
RD low-level width	trdl1		(2+2n)tcy-60		ns
	trdl2		(2.85+2n)tcy-60		ns
$\overline{\text{WAIT}} \downarrow$ input time from $\overline{\text{RD}} \downarrow$	t RDWT1			0.85tcy-50	ns
	trdwt2			2tcy-60	ns
$\overline{WAIT} \downarrow$ input time from $\overline{WR} \downarrow$	twrwt			2tcy-60	ns
WAIT low-level width	tw⊤∟		(1.15+2n)tcr	(2+2n)tcr	ns
Write data setup time	twos		(2.85+2n)tcr-100		ns
Write data hold time	twdн		20		ns
WR low-level width	twrl		(2.85+2n)tcy-60		ns
$\overline{RD} \downarrow$ delay time from ASTB \downarrow	t ASTRD		25		ns
$\overline{\rm WR} {\downarrow}$ delay time from ASTB ${\downarrow}$	t astwr		0.85tcy + 20		ns
ASTB \uparrow delay time from $\overline{RD}\uparrow$ in external fetch	t rdast		0.85tcy - 10	1.15tcr + 20	ns
Address hold time from \overline{RD}^{\uparrow} in external fetch	trdadh		0.85tcy - 50	1.15tcy + 50	ns
Write data output time from $\overline{\text{RD}}$	trdwd		40		ns
Write data output time from $\overline{\text{WR}} \downarrow$	trdwd		0	50	ns
Address hold time from $\overline{WR} \uparrow$	twradh		0.85tcy	1.15tcy + 40	ns
\overline{RD}^{\uparrow} delay time from $\overline{WAIT}^{\uparrow}$	twtrd		1.15tcy + 40	3.15tcy + 40	ns
\overline{WR}^{\uparrow} delay time from $\overline{WAIT}^{\uparrow}$	twtwr		1.15tcr + 30	3.15tcy+ 30	ns

Remarks 1. MCS: Oscillation mode selection register (OSMS) bit 0

2. PCC2 to PCC0: Processor clock control register (PCC) bit 2 to bit 0

- **3.** $t_{CY} = T_{CY}/4$
- 4. n indicates the number of waits.

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
ASTB high-level width	t ASTH		tcy – 80		ns
Address setup time	tads		tcy – 80		ns
Address hold time	t ADH		0.4tcy - 10		ns
Data input time from address	tadd1			(3+2n)tcy-160	ns
	tADD2			(4+2n)tcy-200	ns
Data input time from $\overline{\text{RD}} \downarrow$	trdd1			(1.4+2n)tcr-70	ns
	trdd2			(2.4+2n)tcy-70	ns
Read data hold time	t RDH		0		ns
RD low-level width	tRDL1		(1.4+2n)tcy-20		ns
	trdl2		(2.4+2n)tcy-20		ns
$\overline{\text{WAIT}} \downarrow$ input time from $\overline{\text{RD}} \downarrow$	trdwt1			tcy-100	ns
	trdwt2			2tcy-100	ns
$\overline{\text{WAIT}} \downarrow$ input time from $\overline{\text{WR}} \downarrow$	twrwt			2tcy-100	ns
WAIT low-level width	tw⊤∟		(1+2n)tcr	(2+2n)tcr	ns
Write data setup time	twos		(2.4+2n)tcy-60		ns
Write data hold time	twoн		20		ns
WR low-level width	twrL		(2.4+2n)tcy-20		ns
$\overline{\text{RD}}\downarrow$ delay time from ASTB \downarrow	t ASTRD		0.4tcy -30		ns
$\overline{WR} {\downarrow}$ delay time from $ASTB {\downarrow}$	t astwr		1.4tcy –30		ns
ASTB [↑] delay time from \overline{RD}^{\uparrow} in external fetch	t rdast		tcy -10	tcy + 20	ns
Address hold time from \overline{RD}^{\uparrow} in external fetch	t rdadh		tcy – 50	tcy + 50	ns
Write data output time from \overline{RD}^{\uparrow}	trdwd		0.4tcy - 20		ns
Write data output time from $\overline{\rm WR} \downarrow$	twrwd		0	60	ns
Address hold time from $\overline{WR} \uparrow$	twradh		tcy	tcy + 60	ns
$\overline{\mathrm{RD}}$ delay time from $\overline{\mathrm{WAIT}}$	t wtrd		0.6tcy + 180	2.6tcy + 180	ns
\overline{WR}^{\uparrow} delay time from $\overline{WAIT}^{\uparrow}$	twtwr		0.6tcy + 120	2.6tcy+ 120	ns

(b) Except when MCS = 1, PCC2 to PCC0 = 000B (TA = -40 to + 85°C, V_{DD} = 2.7 to 6.0 V)

Remarks 1. MCS: Oscillation mode selection register (OSMS) bit 0

- 2. PCC2 to PCC0: Processor clock control register (PCC) bit 2 to bit 0
- **3.** $t_{CY} = T_{CY}/4$
- 4. n indicates the number of waits.

- (3) Serial Interface (T_A = -40 to $+85^{\circ}$ C, V_{DD} = 2.7 to 6.0 V)
 - (a) Serial interface channel 0
 - (i) 3-wire serial I/O mode (SCK0... Internal clock output)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SCK0 cycle time	tKCY1	V _{DD} = 4.5 to 6.0 V	800			ns
,			1600			ns
SCK0 high-/low-level	tkh1, tkl1	V _{DD} = 4.5 to 6.0 V	tксү1/2–50			ns
width			tксү1/2–100			ns
SI0 setup time	tsik1	V _{DD} = 4.5 to 6.0 V	100			ns
(to SCK0↑)			150			ns
SI0 hold time (to SCK0↑)	tksii		400			ns
SO0 output delay time from $\overline{\text{SCK0}}\downarrow$	tKSO1	C = 100 pF Note			300	ns

Note C is the load capacitance of the SCK0 and SO0 output lines.

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SCK0 cycle time	tксү2	V _{DD} = 4.5 to 6.0 V	800			ns
			1600			ns
SCK0 high-/low-level	tkh2, tkl2	V _{DD} = 4.5 to 6.0 V	400			ns
width			800			ns
SI0 setup time (to SCK0↑)	tsiк2		100			ns
SI0 hold time (to SCK0↑)	tksi2		400			ns
SO0 output delay time from SCK0↓	tĸso2	C = 100 pF ^{Note}			300	ns
SCK0 rise, fall time	tr2, tF2	When using external device expansion function			160	ns
		When not using external device expansion function			1000	ns

(ii) 3-wire serial I/O mode (SCK0... External clock input)

Note C is the load capacitance of the SO0 output line.

(iii) 2-wire serial I/O mode (SCK0... Internal clock output)

Parameter	Symbol	Test	Conditions	MIN.	TYP.	MAX.	Unit
SCK0 cycle time	tксүз	R = 1 kΩ,		1600			ns
SCK0 high-level width	tкнз	C = 100 pF ^{Note}		tксүз/2–160			ns
SCK0 low-level width	tк∟з		V_{DD} = 4.5 to 6.0 V	tксүз/2–50			ns
				tксүз/2–100			ns
SB0, SB1 setup time	tsiкз		V_{DD} = 4.5 to 6.0 V	300			ns
(to SCK0↑)				350			ns
SB0, SB1 hold time (to SCK0↑)	tหรเง			600			ns
SB0, SB1 output delay time from SCK0↓	t кsоз			0		300	ns

Note R and C are the load resistance and load capacitance of the SCK0, SB0, and SB1 output lines.

(iv) 2	2-wire	serial	I/O	mode	(SCK0	External	clock	input)

Parameter	Symbol	Test C	onditions	MIN.	TYP.	MAX.	Unit
SCK0 cycle time	t ксү4			1600			ns
SCK0 high-level width	tкн4			650			ns
SCK0 low-level width	tĸl4		800			ns	
SB0, SB1 setup time (to SCK0↑)	tsik4		100			ns	
SB0, SB1 hold time (to SCK0↑)	tksi4		tксү4/2			ns	
SB0, SB1 output delay	tkso4	R = 1 kΩ,	V _{DD} = 4.5 to 6.0 V	0		300	ns
time from SCK0 \downarrow		C = 100 pF ^{Note}		0		500	ns
SCK0 rise, fall time	tr4, tf4	When using external device expansion function				160	ns
		When not using e expansion function				1000	ns

Note R and C are the load resistance and load capacitance of the SB0 and SB1 output lines.

(v) I²C bus mode (SCL... Internal clock output)

Parameter	Symbol	Test	Conditions	MIN.	TYP.	MAX.	Unit
SCL cycle time	tkCY5	R = 1 kΩ,	V _{DD} = 2.7 to 6.0 V	10			μs
		C = 100 pF ^{Note}		20			μs
SCL high-level width	tкн5		V _{DD} = 2.7 to 6.0 V	tксү5—160			ns
				tксү5—190			ns
SCL low-level width	tĸL5		V _{DD} = 4.5 to 6.0 V	tксү5—50			ns
				tксү5—100			ns
SDA0, SDA1 setup	tsik5		V _{DD} = 2.7 to 6.0 V	200			ns
time (to SCL↑)				300			ns
SDA0, SDA1	tksi5			0			ns
hold time (to SCL \downarrow)							
SDA0, SDA1 output	tkso5		V _{DD} = 4.5 to 6.0 V	0		300	ns
delay time from SCL \downarrow				0		500	ns
$\operatorname{SCL}^{\uparrow} \rightarrow \operatorname{SDA0}, \operatorname{SDA1}^{\downarrow}$	tкsв			200			ns
$SCL^\uparrow o SDA0, SDA1^\uparrow$							
SDA0, SDA1 $\downarrow \rightarrow$ SCL \downarrow	tsвк			400			ns
SDA0, SDA1	tsвн			500			ns
high-level width							

Note R and C are the load resistance and load capacitance of the SCL, SDA0, and SDA1 output lines.

(vi) I²C bus mode (SCL... External clock input)

Parameter	Symbol	Test	Conditions	MIN.	TYP.	MAX.	Unit
SCL cycle time	tkCY6			1000			ns
SCL high-/low-level	t кн6,			400			ns
width	t ĸ∟6						
SDA0, SDA1 setup	tsik6			200			ns
time (to SCL↑)							
SDA0, SDA1 hold	tksi6			0			ns
time (to SCL↓)							
SDA0, SDA1 output	tkso6	R = 1 kΩ	V _{DD} = 4.5 to 6.0 V	0		300	ns
delay time from SCL \downarrow		C = 100 pF ^{Note}		0		500	ns
$SCL^\uparrow \to SDA0, SDA1^\downarrow$	tкsв			200			ns
or SCL $\uparrow \rightarrow$ SDA0, SDA1 \uparrow							
SDA0, SDA1 $\downarrow \rightarrow$ SCL \downarrow	tsвк			400			ns
SDA0, SDA1 high-level	tsвн			500			ns
width							
SCL rise, fall time	tr6,	When using exte	rnal device			160	ns
		expansion function	expansion function				
	tF6	When not using expansion funct				1000	ns

Note R and C are the load resistance and load capacitance of the SDA0 and SDA1 output lines.

(b) Serial interface channel 1

(i) 3-wire serial I/O mode (SCK1...Internal clock output)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SCK1 cycle time	tксү7	V _{DD} = 4.5 to 6.0 V	800			ns
			1600			ns
SCK1 high-/low-level width	tкн7	V _{DD} = 4.5 to 6.0 V	tксү7/2–50			ns
	tĸ∟7		tксү7/2–100			ns
SI1 setup time (to SCK1↑)	tsik7	V _{DD} = 4.5 to 6.0 V	100			ns
			150			ns
SI1 hold time (to $\overline{\text{SCK1}}$)	tksi7		400			ns
SO1 output delay time from $\overline{\text{SCK1}} \downarrow$	tkso7	C = 100 pF Note			300	ns

Note C is the load capacitance of the SCK1 and SO1 output lines.

(ii) 3-wire serial I/O mode (SCK1...External clock input)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SCK1 cycle time	t кс үв	V _{DD} = 4.5 to 6.0 V	800			ns
			1600			ns
SCK1 high-/low-level width	tкнв	V _{DD} = 4.5 to 6.0 V	400			ns
	tĸ∟8		800			ns
SI1 setup time (to SCK1↑)	tsik8		100			ns
SI1 hold time (to SCK1↑)	tksi8		400			ns
SO1 output delay time from $\overline{\text{SCK1}}\downarrow$	tkso8	C = 100 pF ^{Note}			300	ns
SCK1 rise, fall time	trs, tfs	When using external device expansion function			160	ns
		When not using external device expansion function			1000	ns

Note C is the load capacitance of the SO1 output line.

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SCK1 cycle time	t ксү9	V _{DD} = 4.5 to 6.0 V	800			ns
			1600			ns
SCK1 high-/low-level width	tкнэ	V _{DD} = 4.5 to 6.0 V	tксүя/2–50			ns
	tĸ∟9		tксү9/2–100			ns
SI1 setup time (to $\overline{\text{SCK1}}$)	tsik9	V _{DD} = 4.5 to 6.0 V	100			ns
			150			ns
SI1 hold time (to $\overline{SCK1}$)	tksi9		400			ns
SO1 output delay time from $\overline{\text{SCK1}}\downarrow$	tks09	C = 100 pF ^{Note}			300	ns
STB↑ from SCK1↑	tsвd		tксү9/2-100		tксү9/2+100	ns
Strobe signal high-level width	tsвw		tксү9 —30		tксү9 +30	ns
Busy signal setup time (to busy signal detection timing)	teys		100			ns
Busy signal hold time (to busy signal	tвүн	V _{DD} = 4.5 to 6.0 V	100			ns
detection timing)			150			ns
$\overline{\text{SCK1}}\downarrow$ from busy inactive	tsps				2tkcy9	ns

(iii) 3-wire serial I/O mode with automatic transmit/receive function (SCK1... Internal clock output)

Note C is the load capacitance of the SCK1 and SO1 output lines.

(iv) 3-wire serial I/O mode with automatic transmit/receive function (SCK1... External clock input)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SCK1 cycle time	t ксү10	V _{DD} = 4.5 to 6.0 V	800			ns
			1600			ns
SCK1 high-/low-level width	t кн10,	V _{DD} = 4.5 to 6.0 V	400			ns
	t KL10		800			ns
SI1 setup time (to SCK1↑)	tsik10		100			ns
SI1 hold time (from $\overline{SCK1}$)	tksi10		400			ns
SO1 output delay time from $\overline{\mathrm{SCK1}}\downarrow$	tkso10	C = 100 pF ^{Note}			300	ns
SCK1 rise, fall time	tr10, tf10	When using external device expansion function			160	ns
		When not using external device expansion function			1000	ns

Note C is the load capacitance of the SO1 output line.

(c) Serial interface channel 2

(i) 3-wire serial I/O mode (SCK2...Internal clock output)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SCK2 cycle time	t ксү11	V _{DD} = 4.5 to 6.0 V	800			ns
			1600			ns
SCK2 high-/low-level width	t кн11,	V _{DD} = 4.5 to 6.0 V	tксү11/2-50			ns
	t KL11		tксү11/2-100			ns
SI2 setup time (to SCK2↑)	tsik11	V _{DD} = 4.5 to 6.0 V	100			ns
			150			ns
SI2 hold time (to $\overline{SCK2}$)	tksi11		400			ns
SO2 output delay time from $\overline{SCK2} \downarrow$	tkso11	C = 100 pF Note			300	ns

Note C is the load capacitance of the SCK2 and SO2 output lines.


(ii) UART mode (Dedicated baud rate generator output)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		VDD = 4.5 to 6.0 V			78125	bps
					39063	bps

(iii) UART mode (External clock input)


Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
ASCK cycle time	t KCY12	V _{DD} = 4.5 to 6.0 V	800			ns
			1600			ns
ASCK high-/low-level width	t KH12,	V _{DD} = 4.5 to 6.0 V	400			ns
	t KL12		800			ns
Transfer rate		V _{DD} = 4.5 to 6.0 V			39063	bps
					19531	bps
ASCK rise, fall time	tr12, tF12	V _{DD} = 4.5 to 6.0 V, when not using external device expansion function.			1000	ns
					160	ns

AC Timing Test Point (Excluding X1, XT1 Input)




Read/Write Operation


External Fetch (No Wait) :




External Fetch (Wait Insertion) :



External Data Access (No Wait) :




External Data Access (Wait Insertion) :




Serial Transfer Timing


3-wire Serial I/O Mode :




2-wire Serial I/O Mode :




I²C Bus Mode






3-wire Serial I/O Mode with Automatic Transmit/Receive Function :

3-wire Serial I/O Mode with Automatic Transmit/Receive Function (Busy Processing) :



Note The signal is not actually driven low here; it is shown as such to indicate the timing.

UART Mode (External Clock Input) :



Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Resolution			8	8	8	bit
Overall error Note		$2.7 \text{ V} \leq \text{AV}_{\text{REF0}} \leq \text{AV}_{\text{DD}}$			0.6	%
Conversion time	tconv		19.1		200	μs
Sampling time	t SAMP		12/f _{xx}			μs
Analog input voltage	VIAN		AVss		AV _{REF0}	V
Reference voltage	AV _{REF0}		2.7		AVDD	V
Resistance between AV_{REF0} and AV_{SS}	RAIREFO		4	14		kΩ

A/D CONVERTER CHARACTERISTICS (TA = -40 to +85°C, AVDD = VDD = 2.7 to 6.0 V, AVss = Vss = 0 V)

Note Overroll error excluding quantization error $(\pm 1/2 \text{ LSB})$. It is indicated as a ratio to the full-scale value.

- Caution For pins which also function as port pins, do not perform the following operations during A/D conversion. If these operations are performed, the total error ratings cannot be kept (except for LCD segment output alternate-function pin).
 - (1) Rewrite the output latch while the pin is used as a port pin.
 - (2) Change the output level of the pin used as an output pin, even if it is not used as a port pin.
- **Remarks 1.** fxx: Main system clock frequency (fx or fx/2)
 - **2.** fx: Main system clock oscillation frequency

D/A CONVERTER CHARACTERISTICS (T_A = -40 to $+85^{\circ}$ C, V_{DD} = 2.7 to 6.0 V, AV_{SS} = V_{SS} = 0 V)

Parameter	Symbol	-	Fest Conditions	MIN.	TYP.	MAX.	Unit
Resolution						8	bit
Overall error		R = 2MΩ	Note 1			1.2	%
		R = 4MΩ	Note 1			0.8	%
		R = 10M	Note 1			0.6	%
Settling time		Note 1	$4.5 \text{ V} \leq \text{AV}_{\text{REF1}} \leq 6.0 \text{ V}$			10	μs
		C=30pF	$2.7 \text{ V} \leq \text{AV}_{\text{Ref1}} < 4.5 \text{ V}$			15	μs
Output resistance	Ro	Note 2			10		kΩ
Analog reference voltage	AV _{REF1}			2.0		Vdd	V
Resistance between AVREF1 and AVSS	RAIREF1	DACS0, E	DACS1 = 55H Note 2	4	8		kΩ

Notes 1. R and C are the load resistance and load capacitance of the D/A converter output pins.

2. Value for D/A converter 1 channel


Remark DACS0, DACS1: D/A conversion value setting register 0, 1

Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics (T_A = -40 to + 85°C)


Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Data retention power supply voltage	Vdddr		1.8		6.0	V
Data retention power supply current	Idddr	V _{DDDR} = 1.8 V Subsystem clock stop and feed-back resistor disconnected		0.1	10	μΑ
Release signal set time	tsrel		0			μs
Oscillation stabiliza- tion wait time	twait	Release by RESET		2 ¹⁷ /fx		ms
		Release by interrupt request		Note		ms

Note In combination with bits 0 to 2 (OSTS0 to OSTS2) of the oscillation stabilization time select register, selection of 2¹²/fxx and 2¹⁴/fxx to 2¹⁷/fxx is possible.

Data Retention Timing (STOP Mode Release by RESET)




Data Retention Timing (Standby Release Signal: STOP Mode Release by Interrupt Request Signal)




Remark
 fxx: Main system clock frequency (fx or fx/2)

 fx: Main system clock oscillation frequency

Interrupt Request Input Timing




RESET Input Timing




12. PACKAGE DRAWINGS

μPD78056FYGC-×××-3B9, 78058FYGC-×××-3B9

80 PIN PLASTIC QFP (14×14)



detail of lead end




NOTE


Each lead centerline is located within 0.13 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
Α	17.2±0.4	0.677±0.016
В	14.0±0.2	$0.551\substack{+0.009\\-0.008}$
С	14.0±0.2	$0.551\substack{+0.009\\-0.008}$
D	17.2±0.4	0.677±0.016
F	0.825	0.032
G	0.825	0.032
Н	0.30±0.10	$0.012^{+0.004}_{-0.005}$
I	0.13	0.005
J	0.65 (T.P.)	0.026 (T.P.)
К	1.6±0.2	0.063±0.008
L	0.8±0.2	$0.031^{+0.009}_{-0.008}$
М	$0.15^{+0.10}_{-0.05}$	$0.006\substack{+0.004\\-0.003}$
Ν	0.10	0.004
Р	2.7	0.106
Q	0.1±0.1	0.004±0.004
R	5°±5°	5°±5°
S	3.0 MAX.	0.119 MAX.
		S80GC-65-3B9-4

 μ PD78056FYGC- \times × \cdot -8BT, 78058FYGC- \times × \cdot -8BT

80 PIN PLASTIC QFP (14×14)






NOTE

Each lead centerline is located within 0.13 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	17.20±0.20	0.677±0.008
В	14.00±0.20	0.551+0.009 -0.008
С	14.00±0.20	$0.551\substack{+0.009 \\ -0.008}$
D	17.20±0.20	0.677±0.008
F	0.825	0.032
G	0.825	0.032
Н	0.32±0.06	$0.013\substack{+0.002\\-0.003}$
I	0.13	0.005
J	0.65 (T.P.)	0.026 (T.P.)
К	1.60±0.20	0.063±0.008
L	0.80±0.20	$0.031\substack{+0.009\\-0.008}$
М	$0.17 \substack{+0.03 \\ -0.07}$	$0.007\substack{+0.001\\-0.003}$
Ν	0.10	0.004
Р	1.40±0.10	0.055±0.004
Q	0.125±0.075	0.005±0.003
R	3°+7° -3°	3°+7° -3°
S	1.70 MAX.	0.067 MAX.
		P80GC-65-8BT

È

80 PIN PLASTIC TQFP (FINE PITCH) (12×12)



NOTE

Each lead centerline is located within 0.10 mm (0.004 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	14.0±0.2	0.551+0.009
В	12.0±0.2	0.472+0.009
	12.020.2	
С	12.0±0.2	$0.472^{+0.009}_{-0.008}$
D	14.0±0.2	$0.551^{+0.009}_{-0.008}$
F	1.25	0.049
G	1.25	0.049
н	$0.22^{+0.05}_{-0.04}$	0.009±0.002
I	0.10	0.004
J	0.5 (T.P.)	0.020 (T.P.)
к	1.0±0.2	$0.039^{+0.009}_{-0.008}$
L	0.5±0.2	$0.020\substack{+0.008\\-0.009}$
М	$0.145^{+0.055}_{-0.045}$	0.006±0.002
Ν	0.10	0.004
Р	1.05	0.041
Q	0.05±0.05	0.002±0.002
R	5°±5°	5°±5°
S	1.27 MAX.	0.050 MAX.
		P80GK-50-BE9-4

Remark Dimensions and materials of ES product are the same as those of mass-production products.

13. RECOMMENDED SOLDERING CONDITIONS

This product should be soldered and mounted under the conditions recommended in the table below.

For detail of recommended soldering conditions, refer to the information document **Semiconductor Device Mounting Technology Manual (C10535E).**

For soldering methods and conditions other than those recommended below, contact an NEC sales representative.

Table 13-1. Surface Mounting Type Soldering Conditions (1/2)

(1) μ PD78056FYGC-xxx-3B9 : 80-pin plastic QFP (14 × 14 mm, resin thickness 2.7 mm) μ PD78058FYGC-xxx-3B9 : 80-pin plastic QFP (14 × 14 mm, resin thickness 2.7 mm)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235°C, Duration: 30 sec. max. (at 210°C or above), Number of times: Three times max.	IR35-00-3
VPS	Package peak temperature: 215°C, Duration: 40 sec. max. (at 200°C or above), Number of times: Three times max.	VP15-00-3
Wave soldering	Solder bath temperature : 260°C max., Duration : 10 sec. max., Number of times: once, Preheating temperature : 120°C max. (package surface temperature)	WS60-00-1
Partial heating	Pin temperature: 300°C max. Duration: 3 sec. max. (per pin row)	_

Caution Use of more than one soldering method should be avoided (except in the case of partial heating).

* (2) μPD78056FYGC-×××-8BT : 80-pin plastic QFP (14 × 14 mm, resin thickness 1.4 mm) μPD78058FYGC-×××-8BT : 80-pin plastic QFP (14 × 14 mm, resin thickness 1.4 mm)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235°C, Duration: 30 sec. max. (at 210°C or above), Number of times: Twice max.	IR35-00-2
VPS	Package peak temperature: 215°C, Duration: 40 sec. max. (at 200°C or above), Number of times: Twice max.	VP15-00-2
Wave soldering	Solder bath temperature : 260°C max., Duration : 10 sec. max., Number of times: once, Preheating temperature : 120°C max. (package surface temperature)	WS60-00-1
Partial heating	Pin temperature: 300°C max. Duration: 3 sec. max. (per pin row)	_

Caution Use of more than one soldering method should be avoided (except in the case of partial heating).

Table 13-1. Surface Mounting Type Soldering Conditions (2/2)

(3) μ PD78058FYGK-xxx-BE9: 80-pin plastic QFP (fine pitch) (12 × 12 mm)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235°C, Duration: 30 sec. max. (at 210°C or above), Number of times: Three times max., Time limit: 7 days Note (thereafter 10 hours 125°C prebaking required)	IR35-107-3
VPS	Package peak temperature: 215°C, Duration: 40 sec. max. (at 200°C or above), Number of times: Three times max., Time limit: 7 days Note (thereafter 10 hours 125°C prebaking required)	VP15-107-3
Wave Soldering	Solder bath temperature: 260°C max., Duration:10 sec. max., Number of times: once, Preheating temperature: 120°C max. (package surface tempeature). Time limit: 7 days ^{Note} (therefore 10 hours 125°C prebaking required)	WS60-107-1
Partial Heating	Pin temperature: 300°C max. Duration: 3 sec. max. (per pin row)	_

Note For the storage period after dry-pack decompression storage conditions are max. 25°C, 65 % RH.

Caution Use of more than one soldering method should be avoided (except in the case of partial heating).

APPENDIX A. DEVELOPMENT TOOLS

The following development tools are available for system development using the μ PD78058FY Subseries.

Language Processing Software

RA78K/0 Notes 1, 2, 3, 4	Assembler package common to 78K/0 Series
CC78K/0 Notes 1, 2, 3, 4	C compiler package common to 78K/0 Series
DF78054 Notes 1, 2, 3, 4	Device file common to μ PD78054 Subseries
CC78K/0-L Notes 1, 2, 3, 4	C compiler library source file common to 78K/0 Series

PROM Writing Tools

PG-1500	PROM programmer
PA-78P054GC	Programmer adapters connected to PG-1500
PG-1500 controller Notes 1, 2	PG-1500 control program

Debugging Tools

IE-78000-R	In-circuit emulator common to 78K/0 Series
IE-78000-R-A	78K/0 Series common to in-circuit emulator (for integrated debugger)
IE-78000-R-BK	Break board common to 78K/0 Series
IE-78064-R-EM Note 8	Emulation board common to μ PD78064 Subseries
IE-780308-R-EM	Emulation board common to μ PD780308 Subseries
IE-78000-R-SV3	Interface adapter and cable when EWS is used as host machine (for IE-78000-R-A)
IE-70000-98-IF-B	Interface adapter when PC-9800 series (except notebook type) is used as host machine.
IE-70000-98N-IF	Interface adapter and cable when notebook type PC-9800 series is used as host machine.
IE-70000-PC-IF-B	Interface adapter when IBM PC/AT™ and compatibles are used as host machine.
EP-78230GC-R	Emulation probe common to μ PD78234 Subseries
EP-78054GK-R	Emulation probe common to μ PD78054 Subseries
EV-9200GC-80	Socket to be mounted on the target system board manufactured for 80-pin plastic QFP
	(GC-3B9, GC-8BT type)
TGK-080SDW	Adapter to be mounted in the target system board manufactured for 80-pin plastic TQFP
	(GK-BE9 type) Product made by TOKYO ELETECH Corporation ((03) 5295-1661).
	Contact an NEC dealer regarding the purchase of this product.
SM78K0 Notes 5, 6, 7	System simulator common to 78K/0 Series
ID78K0 Notes 4, 5, 6, 7	Integrated debugger for IE-78000-R
SD78K/0 Notes 1, 2	IE-78000-R screen debugger
DF78054 Notes 1, 2, 4, 5, 6, 7	μ PD78054 Subseries device file

* *

* *

Real-Time OS

RX78K/0 Notes 1, 2, 3, 4	Real-time OS for 78K/0 Series
MX78K0 Notes 1, 2, 3, 4	Real-time OS for 78K/0 Series

Fuzzy Inference Development Support System

FE9000 Note 1/ FE9200 Note 6	Fuzzy knowledge data creation tool
FT9080 Note 1/ FT9085 Note 2	Translator
FI78K0 Notes 1, 2	Fuzzy inference module
FD78K0 Notes 1, 2	Fussy inference debugger

Notes 1. PC-9800 series (MS-DOS[™]) based

- 2. IBM PC/AT and compatibles (PC DOS[™]/IBM DOS[™]/MS-DOS) based
- 3. HP9000 series 300[™] (HP-UX[™]) based
- HP9000 series 700[™] (HP-UX) based, SPARCstation[™] (SunOS[™]) based, EWS4800 series (EWS-UX/ V) based
- 5. PC-9800 series (MS-DOS + Windows[™]) based
- 6. IBM PC/AT and compatibles (PC DOS/IBM DOS/MS-DOS + Windows) based
- 7. NEWS[™](NEWS-OS[™]) based
- 8. Maintenance product

Remarks 1. For third party development tools, see 78K/0 Series Selection Guide (U11126E).

2. The RA78K/0, CC78K/0, SM78K0, ID78K0, SD78K/0, RX78K/0 are used in combination with the DF78054.

APPENDIX B. RELATED DOCUMENTS

Device Related Documents

Document Name	Document No. (English)	Document No. (Japanese)
µPD78058F, 78058FY Subseries User's Manual	U12068E	U12068J
μPD78056FY, 78058FY Data Sheet	This document	U10121J
µPD78P058FY Data Sheet	U12076E	U12076J
78K/0 Series User's Manual-Instruction	U12326E	U12326J
78K/0 Series Instruction Set	-	U10904J
78K/0 Series Instruction Table	-	U10903J

Caution The above related documents are subject to change without notice. Be sure to read the latest documents before designing.

Development Tool Related Documents (User's Manual)

Document Name		Document No.	Document No.
		(English)	(Japanese)
RA78K Series Assembler Package	Operation	EEU-1399	EEU-809
	Language	EEU-1404	EEU-815
RA78K Series Structured Assembler Preprocessor		EEU-1402	U12323J
RA78K0 Assembler Package	Operation	U11802E	U11802J
	Assembly Language	U11801E	U11801J
	Structured Assembly Language	U11789E	U11789J
CC78K Series C Compiler	Operation	EEU-1280	EEU-656
	Language	EEU-1284	EEU-655
CC78K0 C Compiler	Operation	U11517E	U11517J
	Language	U11518E	U11518J
CC78K/0 C Compiler Application Note	Programming know-how	EEA-1208	EEA-618
CC78K Series Library Source File		_	U12322J
PG-1500 PROM Programmer		EEU-1335	U11940J
PG-1500 Controller PC-9800 Series (MS-DOS) base	EEU-1291	EEU-704	
PG-1500 Controller IBM PC Series (PC DOS) based	U10540E	EEU-5008	
IE-78000-R		U11376E	U11376J
IE-78000-R-A	U10057E	U10057J	
IE-78000-R-BK		EEU-1427	EEU-867
IE-78064-R-EM		EEU-1443	EEU-905
IE-780308-R-EM		U11362E	U11362J
EP-78230		EEU-1515	EEU-985
EP-78054GK-R		EEU-1468	EEU-932
SM78K0 System Simulator, Windows based	Reference	U10181E	U10181J
SM78K Series System Simulator	External parts user open	U10092E	U10092J
	interface specification		
ID78K0 Integrated Debugger, EWS based	Reference	_	U11151J
ID78K0 Integrated Debugger, PC based	Reference	U11539E	U11539J
ID78K0 Integrated Debugger, Windows based	Guide	U11649E	U11649J
SD78K/0 Screen Debugger	Introduction	_	EEU-852
PC-9800 Series (MS-DOS) based	Reference	_	U10952J
SD78K/0 Screen Debugger	Introduction	U10539E	EEU-5024
IBM PC/AT (PC DOS) based	Reference	U11279E	U11279J

Caution The above related documents are subject to change without notice. Be sure to read the latest documents before designing.

Embedded Software Documents (User's Manual)

Document Name		Document No.	Document No.
		(English)	(Japanese)
78K/0 Series Real-time OS	Fundamental	U11537E	U11537J
	Installation	U11536E	U11536J
78K/0 Series OS MX78K0	Fundamental	U12257E	U12257J
Fuzzy Knowledge Data Creation Tool		EEU-1438	EEU-829
78K/0, 78K/II, 87AD Series		EEU-1444	EEU-862
Fuzzy Inference Development Support System Translator			
78K/0 Series Fuzzy Inference Development Support System		EEU-1441	EEU-858
Fuzzy Inference Module			
78K/0 Series Fuzzy Inference Development Support System		EEU-1458	EEU-921
Fuzzy Inference Debugger			

Other Documents

Document Name	Document No. (English)	Document No. (Japanese)
IC Package Manual	C10943X	
Semiconductor Device Mounting Technology Manual	C10535E	C10535J
Quality Grades on NEC Semiconductor Devices	C11531E	C11531J
NEC Semiconductor Device Reliability/Quality Control System	C10983E	C10983J
Electrostatic Discharge (ESD) Test	-	MEM-539
Guide to Quality Assurance for Semiconductor Devices	MEI-1202	C11893J
Microcomputer Product Series Guide	-	U11416J

Caution The above related documents are subject to change without notice. Be sure to read the latest documents before designing.

[MEMO]

NOTES FOR CMOS DEVICES-

1 PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

(2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- · Device availability
- Ordering information
- Product release schedule
- · Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics Inc. (U.S.) Santa Clara, California Tel: 800-366-9782 Fax: 800-729-9288

NEC Electronics (Germany) GmbH Duesseldorf, Germany Tel: 0211-65 03 02

Tel: 0211-65 03 02 Fax: 0211-65 03 490

NEC Electronics (UK) Ltd. Milton Keynes, UK

Tel: 01908-691-133 Fax: 01908-670-290

NEC Electronics Italiana s.r.1.

Milano, Italy Tel: 02-66 75 41 Fax: 02-66 75 42 99 NEC Electronics (Germany) GmbH Benelux Office Eindhoven, The Netherlands Tel: 040-2445845 Fax: 040-2444580

NEC Electronics (France) S.A. Velizy-Villacoublay, France Tel: 01-30-67 58 00 Fax: 01-30-67 58 99

NEC Electronics (France) S.A. Spain Office Madrid, Spain Tel: 01-504-2787 Fax: 01-504-2860

NEC Electronics (Germany) GmbH Scandinavia Office

Taeby, Sweden Tel: 08-63 80 820 Fax: 08-63 80 388 NEC Electronics Hong Kong Ltd. Hong Kong Tel: 2886-9318 Fax: 2886-9022/9044

NEC Electronics Hong Kong Ltd. Seoul Branch Seoul, Korea Tel: 02-528-0303 Fax: 02-528-4411

NEC Electronics Singapore Pte. Ltd. United Square, Singapore 1130 Tel: 253-8311 Fax: 250-3583

NEC Electronics Taiwan Ltd. Taipei, Taiwan Tel: 02-719-2377 Fax: 02-719-5951

NEC do Brasil S.A. Sao Paulo-SP, Brasil Tel: 011-889-1680 Fax: 011-889-1689

J96. 8

NEC

Purchase of NEC I²C components conveys a license under the Philips I²C Patent Rights to use these components in an I²C system, provided that the system conforms to the I²C Standard Specification as defined by Philips.

FIP is a trademark of NEC Corporation.

IEBus is a trademark of NEC Corporation.

MS-DOS and Windows are either registered trademarks of Microsoft Corporation in the United States and/or other countries.

IBM DOS, PC/AT, and PC DOS are trademarks of International Business Machines Corporation. HP9000 series 300, HP9000 series, and HP-UX are trademarks of Hewlett-Packard Company. SPARCstation is a trademark of SPARC International, Inc.

SunOS is a trademark of Sun Microsystems, Inc.

NEWS and NES-OS are trademarks of Sony Corporation.

The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited without governmental license, the need for which must be judged by the customer. The export or re-export of this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

- Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
- Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
- Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

Anti-radioactive design is not implemented in this product.